



2010-02

1

1

1

2

24

1

								/		/			
								1/4		6			
								1/2		6			
								1/4	FPGA	5			
								0/0		6			




**2-1**

**2-2**



**3**



3

x x

2

x x

x x

190

x x mm

3

—



2-3



6




4

6

				/					
1				500000	1	500	12.0	12.0	3 4000 3=12 4000
							12.0	12.0	

2-4



5

x x

1			
2			
1			
2			
3			
4	80	80	4800 40 / 40 / 2 =80
3			
4			
5			
6			

**3-1**



**4**








**3-2**



3-3



5



9



150

45

x x

5

195



1			5		150.0	150.0	5 30 5=150 30
2			3		45.0	0.0	3 15 3=45 15
					195.0	150.0	

3-4




10

24.8

24.8

3				
1				
2				
3				
4 / /	24.8	24.8	1	6-10 2500 8=20 2500 / 8
			800 /	2 1000 / 3
				1000+800=1.8
				3
.....				




			2500 /	
	/			
	PCT	30000		
		800		
			2000 /	

**3-5**



11

34.525




				6Nq

6Nq




13



1							
2							
3							
4	250	250	1	30		5000	150
			2	40		2500 /	100
5	110	110	1				
				10			
			2		50		
			3			50	
6							



# 6-1




14

2

x x

68.7

1				
2				
3				
4				
5				
6				
1	68.7	68.7	$  \begin{aligned}  & 1 \quad 10 \\  & \quad \quad \quad 800 / / \quad 7 \quad 800 / / \quad +10000 \\  +4400 & \quad \quad =20000 \quad 20 \quad / \quad 2 \quad =40 \\  & 2 \quad 7-8 \\  & \quad \quad \quad 10000 \quad \quad \quad 400 / \quad \quad 150 / \\  500 & \quad \quad [10000+ \quad 400+150 \quad 7+500] \quad 2 \quad =28700 \\  & \quad \quad \quad 28.7+40=68.7  \end{aligned}  $	



**6-2**



,